Efficient Verification of Mixed-Signal SerDes IP Using UVM

ثبت نشده
چکیده

Interface IP (SerDes) are used widely in mobile, automotive, and networking applications. These IP support low power and multiple data rates between master/host and slave/device communication networks to improve the link bandwidth among them. In general, the data communication may happen either within the same system or between the systems. Some SerDes designs also support features like receiver/far-end detection before establishing link communication. The latest USB Type-CTM is unique in that it supports a reversible cable, which means that it detects the cable orientation by determining its voltage at configuration channels. With these additional features, as well as including analog parameters, it has become critical to verify the designs against all possible operating conditions as defined by specification.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Enriching UVM in SystemC with AMS extensions for randomization and functional coverage*

The Universal Verification Methodology (UVM) is a coverage driven verification approach, which has become the standard for the verification of digital systems. The framework provided by UVM makes it possible to create structured test environments, which facilitates the reuse of verification components and scenarios. However, the UVM library is only available for SystemVerilog, limiting the veri...

متن کامل

Case Study: Comparison between Conventional VHDL and UVM Test-Benches for a Slave IS Transceiver

In this survey, we prove that the Universal Verification Methodology, UVM, is not only efficient in verifying large-gate-count IP-based System-on-Chip designs, but it is also efficient in verifying small designs, in comparison with the conventional verification techniques, specifically VHDL testbenches. We have built both a UVM verification environment and a VHDL test-bench to verify the operat...

متن کامل

Generation of UVM compliant Test Benches for Automotive Systems using IP-XACT with UVM-SystemC and SystemC AMS*

This paper will present a methodology and flow to automate the test bench creation for automotive heterogeneous HW/SW systems, using SystemC, SystemC-AMS and IP-XACT. The UVM foundation elements such as test, environment, UVC (Universal Verification Component), transactions and associated configuration objects are introduced, which are packaged by means of IP-XACT vendor extensions. The benefit...

متن کامل

Generic System Verilog Universal Verification Methodology based Reusable Verification Environment for Efficient Verification of Image Signal Processing IPs/SoCs

In this paper, we present Generic System Verilog Universal Verification Methodology based Reusable Verification Environment for efficient verification of Image Signal Processing IP’s/SoC’s. With the tight schedules on all projects it is important to have a strong verification methodology which contributes to First Silicon Success. Deploy methodologies which enforce full functional coverage and ...

متن کامل

A UVM-based AES IP Verification Platform with Automatic Testcases Generation

ABSTRACT:This paper applied UVM (Universal Verification Methodology), an advanced verification methodology which was based on SystemVerilog language to build AES (Advanced Encryption Standard) IP verification platform and environment. Functional verification of the AES module, through a large number of testcases and constrained random test could achieve 100% functional coverage. In addition, th...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2017